**Project Plan report format – Your first page MUST match this format**

Name: Yazhuo Gao

Unityid: ygao46

StudentID: 200542955

Schedule:

Complete dut draft (11/15)

Debug (11/17)

Optimize (11/22)

/10

Summary Risk Plan:

**Verification plan:**

The main parts to be verified are data input and multiplication.

To verify data input, display the data on terminal as well as check if they are stored in matrices correctly.

To verify multiplication, display results and compare them with hand-computation, and also be sure that the results are stored correctly.

**Risk:**

1. The multiplication may cause overflow of bits, which results in the missing or mismatch of results.
2. The computation may have weird operation with imaginary part.
3. Unsure of how to optimize performance by freeing the memory.

Brief Description of Mode of operation, including selected algorithms:

* Use reset\_n to reset the dut
* Set dut\_ready to 0 after dut\_valid is 1
* Begin reading data after dut\_ready is 0
* Use combination of module DW\_fp\_mult and DW\_fp\_mac to compute result
* Write data after computation
* Set dut\_ready back to 1

High level sketch. Add details on the following pages if necessary

**Design Blocks:**

DUT&SRAM {

Qubits {

input q\_state\_input

output q\_state\_output

}

Input q\_gates

Module multiplier

}

Special cases:

Real and real

Real and mixed imaginary

Imaginary and imaginary

Logic:

Conditional NOT is fixed

Receive input data of Hadamard operator and Qubits separately

Main part: the multiplier

Since mixed imaginary numbers are included, we need separate multipliers for real and imaginary numbers.

Module multiplier {

* Construct six two-dimension variables as the matrices: operator, qubits, result, and three distinct variables that store the imaginary part of them.
* Firstly, deal with the multiplication of conditional NOT and the operator: conditional NOT contains real numbers while the operator might contain real or mixed imaginary numbers.
* If the operator has real numbers, use module DW\_fp\_mult to multiply the two matrices. (real and real)
* The actual operation would function like the c++ code below:

for(i = 0; i < r1; ++i)

for(j = 0; j < c2; ++j)

for(k = 0; k < c1; ++k)

{

mult[i][j] = a[i][k] \* b[k][j];

}

* The input value for multiplication will be selected from rows and columns of matrices separately.
* If the operator has mixed imaginary numbers, use module DW\_fp\_mult to compute the multiplication of conditional NOT and the imaginary part of the operator, then use module DW\_fp\_mac to multiply the real part of the matrices and add the result of imaginary part. (real and imaginary)
* Then deal with the multiplication with qubits: the multiplication can be the three special cases described above; since we have dealt with real&real and real&imaginary in previous line, now we leave imaginary&imaginary to be done.
* If both matrices have mixed imaginary numbers, use module DW\_fp\_mult to compute the multiplication of the imaginary part of both matrices, then use module DW\_fp\_mac to multiply the real part of the matrices and add the result of imaginary part. (imaginary and imaginary)

}

Use a Finite State Machine to deal with the input data, computation, and output result.

表格

描述已自动生成

**Final Project Report First Page. Must match this format (Title)**

Name: Yazhuo Gao

Unityid: ygao46

StudentID:. 200542955

1/(delay.area) (ns-1.um-2)

Logic Area: (um2)

Memory: N/A

Delay (ns to run provided provided example).

Clock period: 5ns

# cycles”: 6204

Delay (TA provided example. TA to complete)

1/(delay.area) (TA)

**Quantum Computing Emulator**

Yazhuo Gao

**Abstract**


This program is a Quantum Computing Emulator that emulates the basic computation logic of quantum computing.

**1. Introduction**

* Design Description

The quantum computing emulator loads data from two separate files, which represent the qubits value and the gate (Hadamard operator) value, and compute the result by multiplying matrices constructed by these values through the logic of quantum computing. The results describe the probabilistic state of the system.

Logic of quantum circuit:




* Key innovations

The design interacts with SRAM and Top module to perform basic functionalities and testing. Module DW\_fp\_mac (Floating-Point Multiply-and-Add) is also instantiated in the design as part of the logic operation which multiplies two matrices. Therefore, the design can accept floating point values as input and compute results precisely.


**2. Micro-Architecture**

* Finite State Machine



The program uses Finite State Machine as a loop, including eight states, to achieve the overall work. The FSM allows to complete each work step by step, which reduces potential bugs as well as ensures stability.

* DW\_fp\_mac




DW\_fp\_mac is a floating-point component that performs the multiply and add

operation. It sums up a floating-point product of input a and b to input c (ab + c) to produce a floating point multiply and add result, z.


**3. Interface Specification**

* Detailed description of top level interface

|  |  |  |
| --- | --- | --- |
| **Top level interface** | | |
| **Signal** | **Width** | **Description** |
| **clk** | **1** | **General clock that interacts with SRAM and Dut** |
| **reset\_n** | **1** | **Reset modules if it’s low** |
| **dut\_valid** | **1** | **SRAM tells Dut to receive a new stack of data if dut\_valid is asserted** |
| **dut\_ready** | **1** | **Dut holds dut\_ready low during FSM running, and sets high after the data is populated to SRAM** |
| **q\_state\_output\_sram\_write\_enable** | **1** | **The conditional signal that tells dut to write data into SRAM** |
| **q\_state\_output\_sram\_write\_address** | **32** | **The interface signal that write address from dut to SRAM** |
| **q\_state\_output\_sram\_write\_data** | **128** | **The interface signal that write data from dut to SRAM, with real number at [127:64] and imaginary number at [63:0]** |
| **q\_state\_input\_sram\_read\_address** | **32** | **The interface signal that read state data address from SRAM to Dut** |
| **q\_state\_input\_sram\_read\_data** | **128** | **The interface signal that read state data from SRAM to Dut, with real number at [127:64] and imaginary number at [63:0]** |
| **q\_gates\_sram\_read\_address** | **32** | **The interface signal that read gate data address from SRAM to Dut** |
| **q\_gates\_sram\_read\_data** | **128** | **The interface signal that read gate data from SRAM to Dut, with real number at [127:64] and imaginary number at [63:0]** |



* Timing Diagram



1. **Technical Implementation**

Two-dimension arrays are constructed to store data for input, computing, and output.

FSM allows DW\_fp\_mac to input and compute one pair of floating numbers every clock phase. In this case, I split two instantiations of DW\_fp\_mac to compute real and imaginary values separately, and rejoin them at the end.

**5. Verification**

* Approach used to verify correctness.

Example files including two input files and one output result file are created to verify the correctness of the program.

**6. Results Achieved**

The program now can produce results at precision of 7 decimals.

**7. Conclusions**

* Summary of project and key results

The project models a simple quantum computing emulator that achieves basic logic of quantum computing. An interface of top, SRAM, and dut module is designed to interacts between them and achieve the work of input, computing, and output. The maximum allowed inputs are

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Input | Q | M | Address | Data |
| Max allow | 4 | 20 | 32 bits | 128 bits |

The output result can be precise at 7 decimals.